I. INTRODUCTION
There has been much discussion throughou and industry regarding the International T (ITAR) regulations as they pertain to radiatio tolerance [1] . This is a dual-edged sword:
• How to protect critical U.S. te unfriendly hands, while at the sam • Commercial semiconductor ma inadvertently exceeding the ITAR By utilizing a representative non-U.S. fou sought to evaluate how this semiconductor pr against a subset of the ITAR criteria: total do (DR) limits for upset and latchup.
How the testing was performed is of note for discussion within the radiation effects utilized commercial processor motherboard and bias boards, forming the basis for a suite These are software tests that stress the dev performance.
s of an Advanced for total dose and s performed using tress applications ent (ATE). 
II. TEST TECHNIQUES

A. Device Under Test
The device under test (DUT) we of the-art dual-core processor from (AMD) [2] . The device part num AD3300OJHXBOX (see Fig. 1 ). Th processor with integrated floating p and level 2 caches packaged in a Grid Array (µPGA) package. The processor core with on-chip perip channel double data rate genera controller, a Peripheral Compo Express 2.0 controller, and high-def all in a 228 mm 2 die. The device design power of 65 W. The prod 1153PGN.
AMD is a fabless semicondu specific device is built on GLO fabrication process located in D complementary metal oxide semico includes hi-κ metal gates (HKMG silicon-on-insulator (PD-SOI) substr [3] . invasive challenges for modern state-of-th (and similar complexity devices):
• Cost paradigm: the cost of owner appropriate ATE to adequately t high and limited; and, • Test vector access: these are usua the device manufacturer and t required to recreate them is prohib Both of these challenges can be overcom manufacturer is willing to partner for the test need to be other viable options if they will not
The solution for this test campaign w commercial motherboard as both the tester board. We used a Biostar A55MLV motherb with the DUT [4] . As expected, this mother significant number of other electronics, su devices, memory chips, video processors, concern during board-level irradiation with 60 The basic concept was to perform a irradiation where the motherboard was mou chamber with cable harnesses being fed Fig. 3 shows shield. Fig. 4 shows a of the bias board/DUT. urements for one of the test When the motherboard began having hangups, irradiation was stopped and the proc to a unirradiated motherboard for checkout An unirradiated processor was also period checkout for the irradiated motherboard fa would then resume as per above using the n with the irradiated processor. 
III. TEST RESULTS
A. Total Dose Results
Four samples have been irradiated to date u situ test method. The total dose rate used wa 10 rad(Si)/s.
No apparent device degradation was appar samples (i.e., they passed all stress tests Cumulative dose levels for exposures ran 17 Mrad(Si). For comparison, the ITAR level using the semi inas between 5 and rent on any of the after exposure). nged from 1 to l is 500 krad(Si).
During irradiation, the stress t device temperature with increas through use of an infrared (IR determined that the DUT temp significantly and it was likely a failu readout circuitry used. Fig. 6 illu increase with dose. Failures occurred on the shielded indicating that peripheral integra sensitive to total dose levels well un as 1.1 krad(Si). These are devices o and fabrication processes. Replace then swapped in. The authors note other peripheral devices varied from main motherboard failures were:
• DDR3 memory module f performance testing in memory tester [12] post varied by memory modu lowest failure level.
• Fan degradation at appro required a motherboard s • One copy of the motherb
The failure indicator wa state, which required a m
IV. DOSE RATE R
No dose rate latchup was observ The processor operated through th dose rate, however the video displa shot, including below 5x10 8 rad(Si authors suspect this may be due to on the motherboard, likely the grap to the processor occurred at abo individual beam shot results are show testing logged increasing sing radiation. However, R) thermometer, it was perature had not varied ure of the thermal diode or ustrates a sample of this surement using HWiNFO.
d motherboard (bias board) ated circuits were likely nder 50 krad(Si) and as low of unknown manufacturers ement motherboards were e that the failure on these m board-to-board. The three failure, though they passed n a TRIAD commercial t-irradiation. Failure levels ule, with 1.1 krad(Si) being oximately 4 krad(Si) -this swap. board failed at 9.7 krad(Si). as a biased, but unknown motherboard swap.
RESULTS
ved up to 2x10 10 rad(Si)/s. he beam shot at the same ay "blinked" at every beam i)/s -the ITAR level. The o another integrated circuit phics chip. Power-on-resets out 2x10 9 rad(Si)/s. The w in Table 1I . The methodology used for testing essentially was a "best effort" method to replace traditional custom bias boards and expensive ATE. The device manufacturers are able to afford both the ATE and the manpower to develop the test vectors due to profit motives from commercial sales volumes. Radiation test groups, unfortunately, are not able to afford these expenses and this is a novel compromise scheme to accommodate the evaluation of advanced microelectronics.
As noted, total dose and DR device tolerances exceed the ITAR limits for this off-shore fabricated design. To the best of the authors' knowledge, AMD has not intentionally radiation hardened the device for these environments, but the technology itself supports these characteristics.
Historically, the tolerance of commercial digital processors has shown increasing total dose tolerance as the feature size has shrunk. Table III illustrates this trend prior to this series of tests. [15] It is also important to note the failures that did occur happened on the other integrated circuits on the motherboard. In particular, both the potential for variability of commercial electronics and low tolerance to total dose were observed.
VI. SUMMARY
We have performed a series of total dose and dose rate irradiations on a 32 nm off-shore product using commercial motherboards. Several takeaway points should be considered:
• Digital CMOS devices can definitely exceed the portions of the ITAR criteria that were tested here without any intentional radiation hardening.
• Multiple commercial support/peripheral integrated circuits (i.e., surrounding the processor) failed at levels well below ITAR criteria. These are likely bipolar or analog (video) functions.
• No single conclusion can be made as to whether commercial technology is pushing the ITAR envelope inadvertently. Based on the results provided here, this will depend on the technology and device. However, the potential for some devices to push these levels is there.
• The hardness assurance method used here, while clearly not as thorough as traditional ATE, provides a reasonable approach that is cost-effective.
